

<b>Notice of References Cited</b>	Application/Control No. 10/066,060		Applicant(s)/Patent Under Reexamination TEIG ET AL.	
	Examiner Phallaka Kik		Art Unit 2825	Page 1 of 2

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2001/0010090	07-2001	Boyle et al.	716/2
*	B	US-6,889,372	05-2005	Teig et al.	716/14
*	C	US-6,353,918	03-2002	Carothers et al.	716/8
*	D	US-6,622,291	09-2003	Ginetti, Arnold	716/9
*	E	US-4,831,725	05-1989	Dunham et al.	29/847
*	F	US-2002/0184607	12-2002	Alpert et al.	716/15
*	G	US-6,671,859	12-2003	Naylor et al.	716/2
*	H	US-6,557,145	04-2003	Boyle et al.	716/2
*	I	US-6,477,690	11-2002	Witte et al.	716/12
*	J	US-6,415,427	07-2002	Nitta et al.	716/10
*	K	US-6,408,426	06-2002	Josephson et al.	716/12
*	L	US-5,673,201	09-1997	Malm et al.	716/12
*	M	US-6,308,302	10-2001	Hathaway et al.	716/5

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	WO 9734316 A2	09-1997	World Intellect	CAROTHERS et al.	H01L
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	NA9002469, "Partitioning Logic On to Graph Structures", IBM Technical Disclosure Bulletin, Vol. 32, No. 9A, February 1990, pp. 469-475 (9 pages).			
	V	NN83102625, "Estimating Chip Wirability by Routing Configuration Averaging", IBM Technical Disclosure Bulletin, Vol. 26, No. 5, October 1983, pp. 2625-2633 (10 pages).			
	W	Cong et al., "Provably Good Performance-Driven Global Routing", IEEE Transactions on Computer-Aided Design, Vol. 11, No. 6, June 1992, pp. 739-752.			
	X	Suzuki et al., "A Timing-Driven Global Routing Algorithm Considering Channel Density Minimization for Standard Cell Layout", 1996 IEEE International Symposium on Circuits and Systems, Vol. 4, 12 May 1996, pp. 424-427.			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 10/066,060		Applicant(s)/Patent Under Reexamination TEIG ET AL.	
	Examiner Phallaka Kik		Art Unit 2825	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,673,201	09-1997	Malm et al.	716/12
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Liu et al., "Multilayer Chip-Level Global Routing Using an Efficient Graph-Based Steiner Tree Heuristic", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 10, October 1999, pp. 1442-1451.
	V	Carden et al., "A Global Router with a Theoretical Bound on the Optimal Solution", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 2, February 1996, pp. 208-216.
	W	Frezza et al., "SPAR: A Schematic Place and Route System", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 7, July 1993, pp. 956-973.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.